

DE-5419-5420

B. E. - III (EC & ECC) (Sem. VI) Examination November/December - 2006 Computer Architecture & Organization

Time: 3 Hours] [Total Marks: 100

DE-5419

Instructions:	
નીચે દર્શાવેલ — નિશાનીવાળી વિગતો ઉત્તરવહી પર અવશ્ય Fillup strictly the details of — signs on your answer Name of the Examination :	લખતી. Seat No. :
● B. E 3 (EC & ECC) (SEM. 6)	
Name of the Subject :	
COMPUTER ARCHITECTURE & ORG	GANIZATION
Subject Code No.: 5 4 1 9 Section N	No. (1, 2,): 1 Student's Signature
(2) Answer the two sections in se	eparate answer books.
(3) Figures to the right indicate	necessary marks.
(4) Make necessary assumptions	and clearly mention them.
1 Answer the following question	ns: (any six) 18
Define terms:	3
(i) Instruction Code	
(ii) Operation Code	
(iii) Micro Instruction.	
(2) Why in DMA Controller bidirectional?	Read and Write lines are
(3) Discuss basic instruction	formats. 3
	s for the following set of
instructions :	SP SP+1
(i) PUSH	w 52 - > 0
(ii) ADD	T (SP=0) then (FULL 1)
보이 보기 위에 시간하다 시간 이 없는 이 없다.	EMPTY WO
(iii) ISZ.	
What is the difference Memory mapped I/O?	between Isolated I/O and
DE-5419-5420]	[Contd

Convert the following arithmetic expressions from reverse polish notation to infix notation: (a) A B C * / D - E F / +

(b) A B C D E * / - + What is the non-restoring method for binary division? Design an array multiplier that multiply two 4-bit 16 AND gates
12 - bit addles
to produce numbers. Use AND gates and binary address. Explain stack organization with related micro instruction and give example. OR A two word instruction is stored in memory at an address designated by the symbol W. The address field of the instruction (stored at W + 1) is designated by the symbol Y, the operand used during the execution of the instruction is stored at an address symbolized by Z. An index register contains the value X. State how Z is calculated from the other address if the addressing mode of the instruction is: (i) Direct (ii) Indirect (iii) Relative (iv) Indexed. Attempt any four: 16 RISC Vs CISC characteristic Interrupt Cycle using Flowchart Explain Micro Program Sequencer 4 Memory Interleaving

DE-5419-54201

(5)

3

2

equivalent nonpipeline processing.

Derive speed of ratio of pipeline processing over an

by 392

DE-5420

Instructions:

(1) નીચે દર્શાવેલ - નિશાનીવાળી વિગતો ઉત્તરવહી પર અવશ્ય લખવી.	Seat No.:
Fillup strictly the details of - signs on your answer book.	
Name of the Examination:	,
B. E 3 (EC & ECC) (SEM. 6)	
Name of the Subject:	
COMPUTER ARCHITECTURE & ORGANIZATION	
Subject Code No.: 5 4 2 0 Section No. (1, 2,): 2	Student's Signature

- (2) Answer the two sections in separate answer books.
- (3) Figures to the right indicate necessary marks.
- (4) Make necessary assumptions and clearly mention them.
- 4 (a) A digital computer has a memory unit of 64 K * 16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words:



- (i) How many bits are there in the tag, index, block, and word fields of the address format?
- (ii) How many bits are there in each, and how are they divided into functions? Include a valid bit.
- (iii) How many blocks can the cache accommodate?
- (b) A virtual memory system has an address space of 8K words, a memory space of 3K words, and page and block sizes of 1K words. The following page reference changes occur during a given time interval. (Only page changes are listed. If the same page is referenced again, it is not listed twice).

7, 0, 1, 2, 0, 3, 0, 4, 2, 3 0, 3, 2, 1, 2, 0, 1,7, 0,1 Determine the three pages that are resident in main memory after each page reference change if the replacement algorithm used is (i) FIFO (b) LRU (iii) MRU (Most Recently Used).

Discuss memory hierarchy in computer system.

Discuss the purpose of each memory in that hierarchy.

OR

Discuss different data transfer modes for peripherals.

[Contd...

6

(a) Explain the Booth Multiplication Algorithm with flowchart and example.	8
Explain addition and subtraction of floating point numbers with flowchart.	8
CM-10 OR	
(a) Explain division algorithm with flowchart for floating point binary numbers.	8
Explain with flowchart, Algorithm for decimal division.	8
Attempt any four:	16
Input-Output Processor (IOP)	
(4) Page Replacement Techniques	
(6) Associative Memory.	
	Explain addition and subtraction of floating point numbers with flowchart. OR (a) Explain division algorithm with flowchart for floating point binary numbers. (b) Explain with flowchart, Algorithm for decimal division. Attempt any four: Input-Output Processor (IOP) Parallel priority interrupt (3) Mutual exclusion with semaphore A) Page Replacement Techniques (5) Loosely Coupled and Tightly coupled