

AC ← AC A M[AR] AC ← AC + M[AR] AC ← M[AR]



## BB-5419-5420

## B. E. III (Sem. VI) (EC & ECC) Examination May/June - 2006

Computer Architecture & Organization

	Time: 3	Hours]				[Total Ma	arks: 10	00
			B	3-5419				
	Instruct	ions :						
	(1)							
	Fillup stri Name of t	લ 👉 નિશાનીવાળી વિ ctly the details of d he Examination : III (Sem. VI) (	– signs on your a	અવશ્ય લખવી. inswer book.		Seat No.:	05	
	Name of the	he Subject :			League			
	Comp							
	Subject C	ode No. : 5 4	1 9 +Se	ection No. (1, 2,	): 1	Student's	Signature	
	(4) Fig	swser the tw ure to the r ke necessary	ight indica	te necessa	ry mark	ζS.	idouic m.	tentaroil
	1	Answer the						18
	M		11 0		instructi	ion code	to	
	(2)	microinstructure Write Mirco			vina set	of instruction	on.	
ACEM	(AR)	(a) LDA	b) A(d)	DD AC - AC	+M(c) AN	ND A		ACADR
	131	What is inte	rrupt? List	and explain	n types	of interrupt		
	41	Explain the			hardwir	red control	and	
	(58	microprogra Discuss	Computer	architect	ture v	vs. Com	puter	
		organization	n. ·					
	(6)	Explain dire		rect addres	sing mo	de with the	help	
	de	of example Explain Vor		rchitecture				8, 2,
	30	Explain voi	i-neuman a	nonneolare	/			
	2 (A)	How many over a 120 (Assume cl		e in each o	of the fo			4.2
		,	hronous se				(70 %	Property of


b) Asynchronous serial transmission with two stop

c) Asynchronous serial transmission with one stop

BB-5419-5420]

bits.

[Contd...



(B) Three Computers use register windows with the following characteristics. Determine the window size and total number of registers in each computer.

	Computer1	Computer2	Computer3	
Global Registers	10	8	16	
Local Registers	10	8	16	
Common Registers	6	- 8	16	
Number of windows	В	4	16	


Write short notes:(Any Four)
Microinstruction Formats.

(2) Cache coherence.

Hardware interlocks and Operand forwarding.

RISC Vs CISC Characteristics.

Memory Interleaving.




12

12

16

## Instructions:

(1)



(3) Answser the two sections in separate answer books.

(4) Figure to the right indicate necessary marks.

(5) Make necessary assumptions and clearly mention them.

## 4 (A) Define the following terms:

10

Page fault

Z) CAM Content

addresable memory

/associative memory

3) Polling 🗸

4) Bootstrap loader 🗸

5) Vectored interrupt

(B) A four way set-associative cache memory has four words in each set. A replacement procedure based on the least recently used (LRU) algorithm is implemented by means of 2-bit counters associated with each word in the set. A value in the range 0 to 3 is thus recorded for each word. When a hit occurs, the counter associated with the referenced word is set to 0, those counters with values originally lower than the referenced one are incremented by 1, and all others remain unchanged. If a miss occurs, the word with counter value 3 is removed, the new word is put in its place, and its counter is set to 0. The other three counters are incremented by 1. Show that this procedure works for the following sequence of word reference: A, B, C, D, B, E, D, A, C, E, C, E. (Start with A, B, C, D as the initial four words, with word A being the least recently used.)

Explain with flow chart 2's complement division 8 algorithm.

(B) Explain with flow chart, algorithm for multiplication of 8 floating point numbers.

OR

CH-10 (A) Explain with flow chart 2 algorithm.	
Explain with flow chart, division.	algorithm for floating point 8
Answer the following: (A Associative memory	Commiscs and in annual
SIMD array processor Daisy chaining priority CPU-IOP communication	erial priority interrupt
No.(1,2_), 2 States Sprature  States an away books	(3) Answear the two sections in
tecessory marks.	. Nem & Compate.
As-chitetruse	izalion & Comprile.
diff belo micro	bodram gi mec. bu . s
o - Mil co	T and the state of
- u Oper	, cition
1. 1. 1. J.	THE REST OF THE PROPERTY OF THE PERSON NAMED AND TH
3) Diff bet noise	o prede 2100 0
a) lalkert 45 Tote	
V DIRECT.	INDIRECT
address instruction	address instruction
needs references to memory	La 3 references to memory
ad instruction	1) Read instruction
ood operand	2) Read Operation
	3) Read effective adobess
BB-5419-5420]	4 [400]